



Docket No.: SON-1351/DIV2
(PATENT)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:
Hiroyuki Miwa

Application No.: 10/055,991

Art Unit: 2811

Filed: January 28, 2002

Examiner: S. Gebremariam

For: METHOD OF MAKING A BIPOLAR
TRANSISTOR HAVING A REDUCED BASE
TRANSIT TIME

Confirmation No.: 3294

SUBMISSION OF CORRECTED FORMAL DRAWINGS

Mail Stop Issue Fee
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

On April 7, 2004, a Corrected Notice of Allowance was issued in this case correcting discrepancies between the file and the Notice of Allowability. Such correction is appreciated. However, in the corrected allowing papers, the drawings filed January 28, 2002 were "accepted by the Examiner". Since those drawings were filed under the old practice and contained handwritten changes, it is respectfully requested that the attached replacement pages be accepted in lieu thereof and that the attached formal drawings be included in the printed patent.

Please note that a set of 5 sheets of corrected formal drawing, including Figures 1-5, were submitted with the issue fee payment on March 31, 2004.

Dated: May 5, 2004

Respectfully submitted,

By 

Ronald P. Kananen

Registration No.: 24,104

RADER, FISHMAN & GRAUER PLLC

1233 20th Street, N.W.

Suite 501

Washington, DC 20036

(202) 955-3750

Attorneys for Applicant